Abstract
Introduction
A typical RFID (Radio Frequency Identification) system includes two components: electronic tags and readers. Generally, the electronic information programmed with unique format is stored in the tags. Reader which includes control unit and front-end RF unit can read electronic tags' information by emission of radio waves in ranges which can reach up to 100 feet or more, depending on its power output and the radio frequency which is used.
The base-band part of RFID, which can connect the control unit to the front-end RF unit for the transparent transmission, is the key to ensure the reliable communication. The research of the base-band process which includes base-band encoding & decoding, verification and signal filtering, has become hot in the field of wireless communications.
In this paper, based on RFID applications and EPC protocol, using PIE-encoding and Miller-decoding technology [1] , the base-band transmission model is given. And a sort of base-band IP core based on that model is designed, which has functions of high-speed encoding & decoding, internal task scheduling and data control. And the IP core and the transmission model are verified and simulated.
Based-Band Transmission Model of RFID System
The base-band transmission model of RFID system consists of three components: the reader's baseband signal process, the tag's base-band signal process and transmission channel as shown in Fig.1 . In the downlink communication, the PIE (Pulse Interval Code) is used in the encoding course according to EPC protocol. As shown in Fig.1 , Tari of PIE is the reference interval based on EPC protocol type A [2] . As one pulse of the above code can represent a number of binary symbols, it is more appropriate in high-speed transmission system [3] . A multi-band code such as PIE adopted in the RFID system is aimed to raise the information rate at a certain code rate. The value of sampling can be conformed according to the following equations: 
Design of Base-band IP Core

A.. RTL Design of Base-band IP Core
As shown Fig.4 , the FPGA-based base-band IP core is built, by using the function modular idea. The entire process is presented below: Firstly, the task-scheduling module processes and analyses the control orders from PC, then, it activates the downlink-RF-encoding module, which will output PIE codes or set the command signals for RF circuit according to the command type. The uplink-echo-parsing module detects echo signal and notifies the data receiver when the frame is effective. At the same time, the frame is sent to the Miller-decoding module. The taskscheduling module converts the states according to the implementation state provided by the stat-judge module. When data processing of uplink and downlink is over, the result will be stored in the registers and sent to PC.
Fig.4 RTL design diagram of base-band IP core
B.Design of IP Core's sub-module 1) Data-transfer module:
It includes series-parallelconverting sub-module, transfer-control sub-module and data-stored sub-module. The series-parallelconverting module achieves the parse of series protocol. The transfer-control sub-module can deal with the transmission's logistic control according to the state machine, witch stores data in the data-stored submodule.
2) Task-scheduling module:
It is the processing corn of the whole design, whose internal state machine is divided into five states: receiving state, processing state, downlink-encoding state, uplink-decoding state and data-transmitting state. According to the implementation state of each sub-module, it converts the states of state machine to schedule the work of each module.
3) Downlink-RF-encoding module:
It includes PIEcontrol sub-module and three sub-modules of modulation. The EPC-based PIE code is generated by the PIE-control sub-module. Through the modulation sub-modules, the digital codes are sent with clock pulse. The arbitrary rate of PIE signals can be achieved by adjusting the interval clock pulse.
4) Uplink-echo-parsing module:
It includes synchronous echo processing, data receiving, frame detecting, Miller-decoding and decoding-control. It detects the bus data, which will process the Miller codes when the frame is effective. The synchronous clock of echo processing is set 50MHz.
5) Clock-manage module:
The steadily synchronous clock is achieved by the PLL of Quartus [6] , and it can be divided into various clocks needed in the system. 6) Stat-judge module: it detects the implementation state of each module, providing the feedback information.
Simulation Study
A.Function simulation of IP Core
According to RTL design, through the serial data and Miller code input, the time wave and spectrum can be watched by the simulation tool of Quartus Ⅱ. The wave of downlink PIE encoding is shown in Fig.4 , wave of uplink echo Miller decoding is shown in Fig.5 .
In Fig.5 , en_ie_o is the enable signal of PIE, pie_clk is PIE synchronous clock, which is set to 80KHz, pie_code is the wave of PIE code, and other signals are the RF module's configuration timing. sim_miller is the Miller code of simulation input, code_data_o is the data decoded, other is clock or enable signal. 
B. Simulation of base-band transmission model
Simulation environment: By using Matlab7.2 and Simulink6.4, combined with the IP core, the single-step of simulation is set to 0.01, and the transmission channel is interfered by the AWGN noise which gradually changes from 0 dB to 60 dB.
Simulation process: By using Simulink tools of Matlab, the IP core is loaded into Matlab library. The PIE codes are modulated after the uplink-echo source module is built in the channel with AWGN noise. The Miller codes decoded by IP core will be compared with the original binary sequences to achieve the bit error rate.
In the simulation process, by changing the AWGN white noise, in the conditions of variational signal-tonoise ratio, the bit error rate of the simulation model is achieved, as shown in Fig.6 .
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Conclusions
In this paper, a base-band transmission model of RFID system is presented, and a sort of IP core based on the above model is designed. Through the function verification and simulation, the result shows that the above IP core has good accuracy and strong antiinterference capability. Compared with other design, the design of IP core has the advantages of easier maintenance and less hardware resources.
In accord with requirement of the practical applications based on EPC protocol, the above model and IP core provide an effective reference for the scientific and rational design of RFID system.
